Instruction-Level Parallelism and the Itanium® Architecture